

# The Impact of Light Illumination on Capacitance-Voltage Characteristics of Constant-Current-Stressed Metal-Oxide-Semiconductor Capacitors

Yasuhisa Omura<sup>1, 2\*</sup> 

<sup>1</sup> Organization for Research and Development of Innovative Science and Technology, Kansai University, Suita, Osaka, Japan

<sup>2</sup> Academic Collaboration Associates (ACA), Kanagawa, Japan  
E-mail: omuray@kansai-u.ac.jp

Received: September 11, 2021

Revised: October 25, 2021

Accepted: November 01, 2021

**Abstract**— This paper experimentally investigates the impact of trap location and light illumination on the quasi-static Capacitance-Voltage (C-V) characteristics of metal-oxide-semiconductor (MOS) capacitors after heavy constant-current stress (CCS). It has been discovered that under illumination, the width of the dip region of the quasi-static C-V curve is increased as the CCS-induced damage of the SiO<sub>2</sub> film is worse. In addition, clear hysteresis is observed in the quasi-static C-V curve under illumination. This behavior is basically not observed in the dark condition. This suggests photon-induced injection of electrons into the SiO<sub>2</sub> film, and that they are transiently captured at traps and emitted from them. A theoretical and mathematical model is proposed to explain this dynamic process of electrons inside the SiO<sub>2</sub> film of MOS capacitors, subjected to CCS-induced damage. Simulations verify that the model is physically appropriate, and that the behavior of the width of the dip region of the quasi-static C-V curve is quantitatively explained from the experimental result. Additional discussions of the model's predictions are also provided.

**Keywords**— MOS capacitor; Silicon oxide; C-V characteristics; Illumination; Dynamic charging; Traps; Stress-induced degradation.

## 1. INTRODUCTION

One reliability issue with metal-oxide-semiconductor (MOS) devices is the gate insulator degradation due to carrier injection from the gate electrode and/or the substrate [1], external radiation [2], bias-temperature stress [3, 4], and so on. Drawing on many experiments, this phenomenon was analyzed theoretically and described in detail by Nicollian and Brews [5]. Silicon oxide films have been studied often, primarily for the goals of fabricating high-performance devices and enhancing the reliability of integrated circuits. Many techniques – such as quasi-static (QS) capacitance-voltage (C-V) method [6], conductance method [7] and other methods reported in [8, 9] - have been proposed to examine the quality of silicon oxide films fabricated on silicon substrates.

In [10], since the influence of surface quantization of the semiconductor substrate on capacitance measurement is anticipated, the authors proposed a correction method for the flat-band voltage because errors in the flat-band voltage measurement alter the values of oxide charge and interface state density at the SiO<sub>2</sub>/Si interface extracted from high-frequency C-V curves and QS C-V curves. In practice, when the SiO<sub>2</sub> film is thinner than 5 nm, the error reaches about 100 mV, which is not negligible [11, 12]. This is due to the significant difference in the carrier distribution functions near the SiO<sub>2</sub>/Si interface, i.e., the centroid of carrier distribution - as determined by the quantum-mechanical calculation - shifts to a deeper site than that by the semi-classical calculation that decreases the effective capacitance of the

\* Corresponding author

inversion layer. In addition, it has been demonstrated that such quantum correction has to be taken in account when evaluating interface state density ( $D_{it}$ ) [13, 14], where the conventional technique underestimates  $D_{it}$  values by one order in the worst case.

The above analyses were performed under the dark condition in order to minimize the external influences. Recently, an analysis of  $C$ - $V$  characteristics under illumination was performed for organic devices [15, 16] as well as Schottky barrier diodes and MOS capacitors [17, 18] because the illumination activates carriers at electrodes that are then injected into the insulator film and organic materials considered. This characteristic has been utilized to examine the energy-band alignment of fabricated film stacks [15, 16] and device interface quality [17, 18].

On the other hand, the impact of illumination on the  $C$ - $V$  characteristics of MOS capacitors fabricated on crystalline Si substrates has been already analyzed theoretically [19], and the phenomenon was partially verified in experiments [20-22]. The work of Pierret and Sah [19] suggested that  $C$ - $V$  analysis under illumination might have value in terms of trap analysis of MOS capacitors because the transient effect can be observed in  $C$ - $V$  curves when an appropriate condition is chosen. However, the theoretical basis of the practical method for trap analysis was not investigated deeply because the quality of the thermally grown  $\text{SiO}_2$  films was not so high [23, 24], which is the motivation of this study.

This paper challenges a feasible analysis of the quasi-static  $C$ - $V$  characteristics of MOS capacitors under light illumination, the gate oxide of which has experienced electrical-stress-induced damage. Such an analysis for the dynamic phenomenon in MOS capacitors has been performed only for charge-pumping current analysis [25, 26]. In this paper, the unique QS  $C$ - $V$  characteristics are analyzed based on the physics-based mathematical model proposed in this paper, and the different contributions of traps around the  $\text{SiO}_2/\text{Si}$  interface and those inside the  $\text{SiO}_2$  film to behaviors of  $C$ - $V$  characteristics are addressed.

## 2. DEVICE STRUCTURE, FABRICATION TECHNOLOGY, AND MEASUREMENTS

We consider QS  $C$ - $V$  characteristics of the illuminated MOS capacitors shown in Fig. 1. Sample devices were fabricated on n-type (001) Si substrates with resistivity of 4  $\Omega\text{cm}$ . Thin silicon oxide films with a thickness of 5.2 nm were formed by means of rapid thermal oxidation (RTO) at 1000  $^\circ\text{C}$ . N-type poly-Si films for the gate electrode were formed by a low-pressure chemical vapor deposition technique [27]; the nominal doping level of phosphorus atoms was  $4 \times 10^{20}/\text{cm}^3$ .




Fig. 1. Structure and measurement configuration of the investigated MOS capacitor.

The gate electrode was patterned by wet-etching to avoid process-induced damage. Poly-Si gate electrode size was  $115 \mu\text{m} \times 200 \mu\text{m}$ .

Positive gate bias was applied to all devices when evaluating device degradation by constant current stress. This stress condition allows only electron injection from the n-type substrate and does not allow hole injection from the gate poly-Si. When a negative gate voltage is applied to the device, both electron injection from the gate poly-Si and hole injection from the n-type substrate should be assumed. In order to develop a simple understanding of the degradation of  $\text{SiO}_2$  film, positive gate bias was applied to the devices in this study as an initial electrical stress. It is known that such electron injection from the n-type Si substrate yields some traps near the  $\text{SiO}_2/\text{Si}$  interface and inside the  $\text{SiO}_2$  film [28-31].

A semiconductor parameter analyzer (HP4155/56B) with a sweep rate of  $\pm 10 \text{ mV/s}$  was used to capture the QS  $C$ - $V$  characteristics. Unidirectional sweep measurements were performed - where the gate voltage ( $V_G$ ) was scanned from a positive voltage to a negative one - in addition to bidirectional sweep measurements, where the gate voltage was swept from a positive voltage to a negative one and returned to the original positive voltage level.  $D_{it}$  per unit area ( $D_{it} [\text{/cm}^2/\text{eV}]$ ) was also evaluated by means of the QS  $C$ - $V$  technique. All measurements were carried out at room temperature in a dark condition or under the illumination condition. The illumination was realized by a halogen lamp (Philips Corp, 7023) equipped in the microscope. The peak wavelength of the lamp is about 800 nm and its power density is about  $2 \text{ W/cm}^2$  on the device chip with the power supply of 12 V. It is anticipated that many photons will contribute to the excitation of electrons of poly-Si gate and substrate, and excited electrons are injected into the  $\text{SiO}_2$  film as suggested in Fig. 1 because their energies are larger than the bandgap energy of silicon.

### 3. EXPERIMENTAL RESULTS

#### 3.1. Impact of Illumination on QS $C$ - $V$ Characteristic; Fundamental Experimental Results

Three QS  $C$ - $V$  curves of the device without any electrical stress are shown in Fig. 2, where  $C_{ox}$  is the gate  $\text{SiO}_2$  film capacitance per unit area. The dotted line shows the theoretical result that is calculated under the dark condition; it corresponds to the quasi-static  $C$ - $V$  curve (see Appendix A). The solid line shows the QS  $C$ - $V$  curve measured under the dark condition; a slight over-depletion is seen for  $V_G \leq -0.6 \text{ V}$  because of negative sweep rate. The broken line shows the QS  $C$ - $V$  curve measured under illumination, a steep swing in capacitance is observed as was theoretically expected [19]. Since the device has no electrical stress, the QS  $C$ - $V$  curve shows a simple dip. The large difference in capacitance appearing in the broken line after the depletion condition reveals the significant generation of electrons beneath the  $\text{SiO}_2$  film [19].

#### 3.2. Impact of Stress-Induced Damage on QS $C$ - $V$ Characteristics under Dark Condition

Various QS  $C$ - $V$  measurements were performed in order to elucidate the aspects of traps around the  $\text{SiO}_2/\text{Si}$  interface and those inside the  $\text{SiO}_2$  film. If those traps exist only near the interface,  $C$ - $V$  curves of post-stressed  $\text{SiO}_2$  films should not be so sensitive to light illumination because they are, generally speaking, "fast states". If they are sensitive to light

illumination, it is anticipated that those trap sites actually exist inside the SiO<sub>2</sub> film because observable transient processes are necessary. When they are “slow states”, the observable trapping-detrapping processes need external energy like photons or a long time constant. Accordingly, in the following, this paper investigates the aspects of the QS C-V curves of post-stressed SiO<sub>2</sub> films.

Two experimental results are shown in Fig. 3; Fig. 3(a) shows the QS C-V curves derived from single-direction measurements, and Fig. 3(b) shows the curves obtained by two-direction measurements.




Fig. 2. QS C-V curves of the device without any electrical stress as functions of the gate voltage.

In Fig. 3(a), the solid line shows the experimental result of QS C-V measurement before electrical stress. Since the device after electrical stress shows a flat-band voltage ( $V_{FB0}$ ) shift, the horizontal axis is changed to  $V_G - V_{FB0}$ . The broken line shows QS C-V curve of the device after constant-current stress (CCS) at 660 mA/cm<sup>2</sup>; the total charge density injected ( $Q_{inj}$ ) to the SiO<sub>2</sub> film was 16 C/cm<sup>2</sup>. An irregular plot is observed for  $-1V < V_G - V_{FB0} < 0V$  in the device with damage. It is expected that this increase in capacitance stems from charges being trapped around the SiO<sub>2</sub>/Si interface. The  $D_{it}$  value at the midgap is  $3.9 \times 10^{11}$  /cm<sup>2</sup>/eV.

In Fig. 3(b), the solid line shows the QS C-V curve obtained when  $V_G$  was swept from the positive value to the negative value, and the broken line shows the QS C-V curve obtained when  $V_G$  was swept from the negative value to the original positive value. The QS C-V curves are for the device after CCS at 660 mA/cm<sup>2</sup>, where the total charge density injected ( $Q_{inj}$ ) to the SiO<sub>2</sub> film was 16 C/cm<sup>2</sup>. It is found that the two curves almost overlap in the voltage region indicated by the dotted circle; it is suggested that the carrier response attributed to traps is mostly insensitive to voltage sweep direction. Since the present voltage sweep rate ( $\pm 10$  mV/s) is not so fast, it should be considered that the carrier response stems primarily from the traps around the SiO<sub>2</sub>/Si interface. As a result, the number of charged traps is basically independent of the sweep direction of  $V_G$ . A slight increase in the

capacitance value of the broken line is seen in the voltage region indicated by the “star” symbol. This phenomenon is observed on the over-depletion condition under dark illumination as is seen in Fig. 3(a). Therefore, it is considered that this stems from the generation of electrons near the SiO<sub>2</sub>/Si interface because the sweep rate of the gate voltage is positive. Generation of electrons in the over-depletion condition increases the capacitance value of the device [9, 26].




Fig. 3. QS C-V curves as a function of the gate voltage - under the dark condition before and after CCS - obtained by: a) unidirectional measurements; b) bidirectional measurements.

### 3.3. Impact of Stress-Induced Damage on QS C-V Characteristics under Illumination Condition

Two experimental results are shown in Fig. 4; Fig. 4(a) shows the QS C-V curves obtained by single-direction measurements, and Fig. 4(b) shows the curves obtained by two-direction measurements.

In Fig. 4(a), QS C-V measurements were performed for 4-different stress conditions, where the total charge injected into the SiO<sub>2</sub> film was 16 C/cm<sup>2</sup> and the stress current density ( $J_{stress}$ ) levels were 0.66 mA/cm<sup>2</sup>, 6.6 mA/cm<sup>2</sup>, 66 mA/cm<sup>2</sup>, and 660 mA/cm<sup>2</sup>. For the purpose of comparison, the QS C-V characteristics of the control device before stress are also shown. Since the device after electrical stress shows a flat-band voltage ( $V_{FB0}$ ) shift, the horizontal axis is changed to  $V_G - V_{FB0}$ .

“Apparent  $D_{it}$  values” around the midgap extracted from QS C-V curves shown in Fig. 4(a) are shown in Fig. 5 as a function of total charge density injected ( $Q_{inj}$ ). Stress-current density ( $J_{stress}$ ) condition is the parameter. It is seen, as expected, that “apparent  $D_{it}$  values” increase straightforwardly as the stress current density and total charge density injected are increased. The following consideration primarily focuses on a device stressed with total charge density injected ( $Q_{inj}$ ) of 16 C/cm<sup>2</sup> and stress-current density ( $J_{stress}$ ) of 660 mA/cm<sup>2</sup>, where the “apparent  $D_{it}$  value” of the device is  $\sim 10^{12}$ /cm<sup>2</sup> as seen in Fig. 5. It should be noted that this value is much larger than the value of  $3.9 \times 10^{11}$ /cm<sup>2</sup> (see section 3.2) obtained from

Fig. 3(a). Therefore, it is suggested that the trap density existing inside the SiO<sub>2</sub> film is much higher than that around the SiO<sub>2</sub>/Si interface.




Fig. 4. QS C-V curves as a function of the gate voltage - under the illumination before and after CCS - obtained by: a) unidirectional measurements; b) bidirectional measurements.




Fig. 5. " Apparent  $D_{it}$  values" - extracted from QS C-V curves under illumination - as a function of total charge density injected.

It is also clear that the width of the dip in the QS C-V curve is increased as the stress current density is increased. In Fig. 4(a), the widths of the dip regions for the devices before and after the stress of  $J_{stress} = 660 \text{ mA/cm}^2$  and  $Q_{inj} = 16 \text{ C/cm}^2$  are compared by the arrows

under the condition of  $C/C_{ox} = 0.6$ . The difference in dip width is about 0.1 V. It is confirmed that the phenomena observed in Fig. 4 are always observed when the electrical stress condition is significant. The phenomenon observed in Fig. 4(a) is discussed theoretically later.

In Fig. 4(b), QS C-V characteristics of the devices before and after CCS are compared. The  $J_{stress}$  and the  $Q_{inj}$  are as those in Fig. 4(a). The QS C-V characteristics of the control device before stress are also shown to provide a comparison with that of the device after stress. The QS C-V characteristics of the device after stress exhibit hysteresis; that is, the QS C-V curve for the  $V_G$  sweep from negative voltage to positive one shows a shift toward the negative voltage side. This reveals that negative-charged traps in the stress-induced damage region are returning to neutral states, unlike the  $V_G$  sweep from the positive voltage toward the negative voltage. Since this behavior is not observed under the dark condition as shown in Fig. 3(b), it is expected that the optical illumination triggers dynamic charging and discharging processes. The fact that the flat-band voltage - measured in the dark condition - almost matches the value calculated without any charge inside the SiO<sub>2</sub> film, means that most traps inside the SiO<sub>2</sub> film are initially neutral.

Since we cannot expect that this phenomenon stems from traps around the SiO<sub>2</sub>/Si interface as was mentioned previously in the discussion of the QS C-V curves shown in Fig. 3(b), it can be assumed that it is an optical response of traps existing in a deep region of the film. This point is addressed in a later section. The following section proposes a plausible primary mechanism that is examined based on a theoretical formulation.

## 4. MODELING AND DISCUSSION

### 4.1. Feasible Model of Dynamic Charging and Discharging of SiO<sub>2</sub> Film

Though it is considered that the characteristics of the QS C-V curves shown in Fig. 3(b) stem primarily from “fast states”, the characteristics shown in Fig. 4(b) stem primarily from “slow states”. Thus, we use the model to discuss how the slow states alter the characteristics of the QS C-V curves. Since the experimental results suggest dynamic negative charging in SiO<sub>2</sub> films, a time-dependent local negative charge ( $Q_{ic}(t) < 0$ ) must be assumed for the films. Since many past papers suggest that the primary traps characterize the stress-induced leakage current in thin SiO<sub>2</sub> films [28-30], this paper starts with this point. The model proposed here to explain the energy band diagram is illustrated in Fig. 6, where it is assumed that the local negative charge distribution is like a sheet at  $z = \alpha t_{ox}$  (measured from the gate poly-Si/SiO<sub>2</sub> interface) [30, 32];  $t_{ox}$  is SiO<sub>2</sub> film thickness and  $0 < \alpha < 1$ .

As shown in Fig. 6, some electrons excited by photons are captured by traps inside the SiO<sub>2</sub> film when they are injected into the film by the local electric field, where it is expected that some electrons reach trap sites through the tunneling process. Therefore, it is considered that such process is relatively “slow”.  $\phi_{s1}(t)$  is the time-dependent surface potential at the SiO<sub>2</sub>/Si substrate interface,  $\phi_{s2}(t)$  is the time-dependent surface potential at the gate poly-Si/SiO<sub>2</sub> interface, and  $V_{ox}$  is the effective oxide voltage drop across the film induced by the gate voltage ( $V_G$ ).




Fig. 6. The proposed theoretical model of dynamic charging and discharging of SiO<sub>2</sub> film.

When the relation of  $Q_{ic}(t) = 0$  is introduced, we have the following time-dependent equation based on Gauss's theorem [33]:

$$-C_{ox} [V_G - V_{FB0} - \phi_{s1}(t) - \phi_{s2}(t)] = Q_s(\phi_{s1}(t)), \quad (1)$$

where  $V_{FB0}$  is the flat-band voltage composed of the static Fermi level of the gate material and the static Fermi level of the Si substrate, and  $Q_s(\phi_{s1}(t))$  is the total charge density per unit area in the Si substrate. Since the time retardation effect is not explicitly considered in Eq. (1), its influence is discussed later (see Appendix C). It must be noted that time "t" is measured from the moment at which a certain gate voltage is achieved in the measurement; that is, Eq. (1) reveals the transient process. Therefore, Eq. (1) is satisfied at any voltage condition. The static semi-classical theoretical form for the total charge density per unit area in the Si substrate,  $Q_s(\phi_{s1})$ , is given in [34]. When a negative value of  $Q_{ic}(t)$  is assumed at  $z = \alpha t_{ox}$ , the effective charge contributing the flat-band voltage is given by  $\alpha Q_{ic}(t)$  (see Appendix B). So, Eq. (1) is rewritten as [33]:

$$-C_{ox} [V_G - V_{FB0} - \phi_{s1,c}(t) - \phi_{s2,c}(t)] - \alpha Q_{ic}(t) = Q_s(\phi_{s1,c}(t)), \quad (2)$$

where  $\phi_{s1,c}(t)$  and  $\phi_{s2,c}(t)$  are the modified surface potential at the SiO<sub>2</sub>/Si substrate interface and the modified surface potential at the poly-Si/SiO<sub>2</sub> interface, respectively. Eq. (2) also reveals the transient process as does Eq. (1). It is considered here that  $\phi_{s2,c}(t)$  itself and its variation can be both discarded because the doping level of the poly-Si is very high ( $\sim 4 \times 10^{20} / \text{cm}^3$ ). When the following relation is introduced [35],

$$\phi_{s1,c}(t) = \phi_{s1}(t) + \Delta\phi_{s1}(t), \quad (3)$$

the theoretical form of  $\Delta\phi_{s1}(t)$  can be approximately derived from Eqs. (1) and (2) as [36]:

$$\Delta\phi_{s1}(t) \cong \frac{\alpha Q_{ic}(t)}{C_{ox}} + \frac{\partial Q_s(\phi_{s1}(t))}{\partial \phi_{s1}(t)} \frac{\Delta\phi_{s1}(t)}{C_{ox}}, \quad (4)$$

where the influence of  $\phi_{s2,c}(t)$  is discarded.



Finally, we have:

$$\Delta\phi_{s1}(t) \cong \frac{\alpha Q_{ic}(t)}{C_{ox} + C_S(\phi_{s1}(t))}, \quad (5)$$

$$C_S(\phi_{s1}(t)) = -\frac{\partial Q_s(\phi_{s1}(t))}{\partial \phi_{s1}(t)}, \quad (6)$$

where  $C_S(\phi_{s1})$  stands for the capacitance component of the semiconductor surface [34]. When the illumination condition holds constant, the phenomenon seems to be a steady state. More details are found in Appendix C. Eq. (5) predicts the following:

- The width of dip shape of QS C-V curve expands with the negative value of  $\alpha Q_{ic}(t)$ .
- The capacitance dip shape is modulated by the surface potential ( $\phi_{s1}$ ).
- $|\Delta\phi_{s1}(t)|$  takes the maximal value in the surface depletion condition.

Simulation results given by Eq. (5) are shown in Fig. 7, where the device parameters are the same as those of the devices used here. In calculating  $\Delta\phi_{s1}(t)$ , the  $C_S(\phi_{s1})$  values are derived from the corresponding experimental results given in Fig. 2 (see Appendix D). The two curves correspond to the two different values of  $\alpha Q_{ic}(t)$  that are assumed based on the  $V_{FBO}$  shifts for  $Q_{inj} = 8\text{C}/\text{cm}^2$  and  $16\text{C}/\text{cm}^2$ . The lowest values of  $\Delta\phi_{s1}(t)$ , that are predicted theoretically, roughly match the experimental values of the increase in width of dip region extracted from Fig. 4(a), although parameter  $\alpha$  is not determined at this stage. We can assume that  $Q_{ic}(t)/q > 3.2 \times 10^{11}/\text{cm}^2$  for  $Q_{inj} = 8\text{C}/\text{cm}^2$  because  $\alpha < 1$ .

As depicted in Fig. 4(a), for  $J_{stress} = 0.66\text{mA}/\text{cm}^2$ , the width of dip region of the QS C-V curve is almost the same as that before stressing. This suggests that many “slow traps” are created inside the  $\text{SiO}_2$  film for  $J_{stress} > 0.66\text{mA}/\text{cm}^2$ . Though “apparent  $D_{it}$  value” range from  $10^9/\text{cm}^2/\text{eV}$  to  $10^{12}/\text{cm}^2/\text{eV}$  for  $J_{stress} > 0.66\text{mA}/\text{cm}^2$ , the corresponding QS C-V curves successfully catch the “slow traps” created by the electrical stress because those QS C-V curves reveal hysteresis based on the time delay of the trapping-detraping processes.




Fig. 7. Calculation results of  $\Delta\phi_{s1}(t)$  as a function of the gate voltage.

In addition, the hysteresis observed in Fig. 4(b) is logically understood as follows: when the device is in standby with positive  $V_G$  value for some time, most traps in the

damaged region take a negative charge due to the assistance of photon energy; that is, some electrons of surface accumulation layer of the substrate are excited by photons and injected into the SiO<sub>2</sub> film, for example, by the tunneling process. Consequently, the flat-band voltage shifts toward the positive direction, and a finite negative value of  $\Delta\phi_{s1}(t)$  is observed as shown in Fig. 4(a). When the device is in standby with negative  $V_G$  value, most traps in the damaged region are neutral due to the external electric field in spite of the energetic excitation provided by the electrons from the external photons. Some traps may be charged positive by the injection of holes that are injected with the aid of photon energy when gate voltage ( $V_G$ ) is negative.

#### 4.2. Additional Consideration on Dynamic Charging and Discharging of SiO<sub>2</sub> Film

A past experiment on stress-induced leakage current (SILC) assumed that the traps were localized inside the SiO<sub>2</sub> film [28-30]. Since QS  $C-V$  characteristics of the MOS capacitor revealing the SILC were not examined under illumination, no conclusion could be drawn as whether the device exhibited the dynamic charging and discharging characteristics observed here.

It is well known that irradiation by high-energy photons creates many traps inside SiO<sub>2</sub> [32, 37-44] and other dielectric films as well as at the dielectric film/Si substrate interface [45-50]. Experiments have demonstrated that the traps have positive charge. In that case, Eq. (5) suggests that the width of dip region of the QS  $C-V$  curve should shrink. Though the distribution of traps has been investigated, few experimental results have been reported so far [32]. This point should be examined in the future. Though the value of  $\alpha$  is not shown here, it is also a future study to investigate whether the charge pumping technique is applicable to this issue.

The point discussed here is also important in the analysis of resistive switching mechanisms of SiO<sub>2</sub> films [51-56] because it is not finalized whether the conductive filament is the single primary mechanism rather than the bulk degradation considered for thin thermal SiO<sub>2</sub> films [57-60]. Recently, the potential for an optical trigger in the resistive switching behavior of silicon oxide films was demonstrated [61], where the authors thought that photon-induced increase in carrier density lowered the switching voltage. They demonstrated that the optical response of the leakage current is very slow, which suggests that the transient process of traps existing inside the silicon oxide film is slow. It is expected that analyses of the transient effect appearing in such QS  $C-V$  curves will be useful for understanding these phenomena.

## 5. CONCLUSIONS

This paper experimentally investigated the impact of trap location and light illumination on the QS  $C-V$  characteristics of MOS capacitors after heavy CCS. It was demonstrated that the  $C-V$  curve is modulated in the dark condition by the damage due to CCS; however, the curve exhibits virtually no hysteresis. On the other hand, under illumination, it was discovered that the width of dip region of the QS  $C-V$  curve is increased as the CCS-induced damage of the SiO<sub>2</sub> film worsens. In addition, clear hysteresis was observed in the QS  $C-V$  curve. It is considered that the phenomenon observed in this

experiment is triggered by the dynamic charging and discharging processes induced by photon-induced energetic excitation.

A theoretical model was proposed based on the above assumption and examined quantitatively in the light of experimental results. It has been verified that the model is acceptable. The meaning of the predictions made by the model was also addressed.

**Acknowledgement:** The author expresses his thanks to Mr. S. Kan (undergraduate student) for his technical assistance in measuring the C-V characteristics.

### Appendix A: Calculation of QS C-V Curve

Quasi-static C-V curve in a metal-gate MOS capacitor is theoretically given in [34], where the total space charge ( $Q_s$ ) in the semiconductor substrate is expressed as:

$$Q_s = \pm \frac{\sqrt{2}k_B T}{qL_D} F(\phi_{s1}, N_A). \quad (\text{A.1})$$

where  $L_D$  is the Debye length of the substrate and the expression of function  $F(\phi_{s1}, N_A)$  is given in [34]. In this experiment, surface potential  $\phi_{s2}$  must be taken in account because the capacitor has a poly-Si gate electrode. When Boltzmann's approximation at room temperature is applied to Poisson's equation, the space charge ( $Q_{SP}$ ) near the poly-Si/SiO<sub>2</sub> interface can be expressed as:

$$Q_{SP} = \mp \frac{\sqrt{2}k_B T}{qL_{DG}} F(\phi_{s2}, N_G), \quad (\text{A.2})$$

where  $L_{DG}$  is the Debye length of the poly-Si and  $N_G$  is the doping level of the poly-Si. Relation among  $V_G$  and two surface potentials ( $\phi_{s1}$  and  $\phi_{s2}$ ) is expressed as [33, 34]:

$$V_G = V_{FB} + Q_s + Q_{SP}. \quad (\text{A.3})$$

Combining Eqs. (A.1), (A.2) and (A.3) yields the solution of  $Q_s$  as a function of  $V_G$ . Consequently, we have the normalized capacitance of the MOS capacitor ( $C/C_{ox}$ ) as [33]:

$$\frac{C}{C_{ox}} = \frac{C_s C_{SP}}{C_s C_{ox} + C_s C_{SP} + C_{ox} C_{SP}} \quad (\text{A.4})$$

Though  $Q_{SP}$  is calculated based on Boltzmann's approximation in Eq. (A.2), the calculation of  $C/C_{ox}$  is not influenced in practice because of  $C_{SP} \gg C_s$  and  $C_{SP} \gg C_{ox}$  independently of the physics assumed. Then we have [34]:

$$\frac{C}{C_{ox}} = \frac{C_s}{C_s + C_{ox}} \quad (\text{A.5})$$

### Appendix B: Calculation of Effective Charge ( $Q_f$ ) Contributing to the Flat-Band Voltage

As shown in Fig. 6, it is assumed that all the traps exist at  $z = \alpha t_{ox}$ . In this case, the effective charge density ( $Q_f$ ) contributing to the flat-band voltage is given by [62]:

$$Q_f = \frac{1}{t_{ox}} \int_0^{t_{ox}} z Q_{iC} \delta(z - \alpha t_{ox}) dz = \alpha Q_{iC} \quad (\text{B.1})$$

where  $\delta(z)$  is Dirac's  $\delta$  function. Therefore, the contribution of charged traps to the flat-band voltage depends on factor  $\alpha (< 1)$ .

### Appendix C: Relation between the Voltage Sweep and Response of Charged Traps

For example, the discharging process of electrons captured at traps is assumed. Since the gate voltage changes in stair-like manner during the measurement, the following expression is applicable to  $Q_{ic}(t)$  at any voltage condition [63].

$$Q_{ic}(t) = Q_{\max}(\phi_{s1}) \exp\left(-\frac{t}{\tau_{dc}}\right) \quad (C.1)$$

where  $Q_{\max}$  is the initial charge before discharging and  $\tau_{dc}$  is the time constant for the discharging process. Time “ $t$ ” is measured from the moment at which a certain forwarding gate voltage is setup. When the gate voltage is swept, the variation of  $Q_{ic}(t)$  is given by Eq. (C.2) as:

$$\begin{aligned} \Delta Q_{ic}(t) &\cong \frac{dQ_{ic}(t)}{dt} \Delta t = Q_{\max}(\phi_{s1}) \cdot \left(\frac{\Delta t}{\tau_{dc}}\right) \exp\left(-\frac{t}{\tau_{dc}}\right) \\ &= Q_{ic}(t) \cdot \left(\frac{\Delta t}{\tau_{dc}}\right) \end{aligned} \quad (C.2)$$

Though  $\Delta Q_{ic}(t)$  depends on  $\tau_{dc}$ ,  $\Delta t$  is constant at each voltage condition during the measurement and  $\Delta Q_{ic}(t)$  correctly reflects the value of  $Q_{ic}(t)$  at each voltage condition. Therefore,  $\Delta\phi_{s1}(t)$  can be estimated by Eq. (5) at any voltage condition.

In “fast states” like those existing around the SiO<sub>2</sub>/Si interface, generally speaking, the time constant is very short, so  $\Delta Q_{ic}(t)$  can be observed only when  $\Delta t$  is very small. In the present experiment, however,  $\Delta t$  is large. Therefore, “slow states” are automatically extracted from all responses.

### Appendix D: Calculation of $C_s(\phi_{s1}(V_G, t))$

Measured capacitance,  $C_m$ , is expressed as [33]:

$$C_m(V_G, t) = \frac{C_{ox} C_s(V_G, t)}{C_{ox} + C_s(V_G, t)}, \quad (D.1)$$

where  $C_s(V_G, t)$  is effectively the same as that given by Eq. (6) because the surface potential is a function of  $V_G$ .  $C_s(V_G, t)$  can be expressed as:

$$C_s(V_G, t) = \frac{C_{ox} C_m(V_G, t)}{C_{ox} - C_m(V_G, t)}. \quad (D.2)$$

Since  $C_m(V_G, t)$  values are given in experiments,  $\Delta\phi_{s1}(V_G, t)$  can be calculated using Eq. (5).

### REFERENCES

- [1] T. Grassler, *Hot Carrier Degradation in Semiconductor Devices*, Berlin: Springer-Verlag, 2015.
- [2] C. Claeys, E. Simoen, *Radiation Effects in Advanced Semiconductor Materials and Devices*, Chapter 6, Berlin: Springer-Verlag, 2002.
- [3] D. Schroder, “Negative bias temperature instability: what do we understand?” *Microelectronics Reliability*, vol. 47, pp. 841-852, 2007.
- [4] J. Zhang, W. Eccleston, “Positive bias temperature instability in MOSFETs,” *IEEE Transaction on Electron Devices*, vol. 45, pp. 116-124, 1998.

- [5] E. Nicollian, J. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, Chapters 5-12, New York: John Wiley & Sons, 1982.
- [6] C. Berglund, "Surface states at steam-grown silicon-silicon dioxide interfaces," *IEEE Transaction on Electron Devices*, vol. ED-13, pp. 701-705, 1966.
- [7] E. Nicollian, A. Goetzberger, "The Si-SiO<sub>2</sub> interface - electrical properties as determined by the metal-insulator silicon conductance technique," *Bell System Technical Journal*, vol. 46, pp. 1055-1133, 1967.
- [8] R. Castane, A. Vapaille, "Description of the SiO<sub>2</sub>/Si interface properties by means of very low frequency MOS capacitance measurements," *Surface Science*, vol. 28, pp. 157-193, 1971.
- [9] M. Kuhn, "A Quasi-static technique for MOS C-V and surface state measurements," *Solid-State Electronics*, vol. 13, pp. 873-885, 1970.
- [10] A. Shimizu, H. Nakatsuji, Y. Omura, "Quantum mechanical influence on flat-band capacitance for metal-oxide-semiconductors with nanometer-thick silicon oxide film and the impact of oxide charge evaluation," *Japanese Journal of Applied Physics*, vol. 40, no. 2B, pp. 557-561, 2001.
- [11] S. Takagi, A. Toriumi, "Quantitative understanding of inversion-layer capacitance in Si MOSFET's," *IEEE Transaction on Electron Devices*, vol. 42, pp. 2125-2130, 1995.
- [12] Y. Nakajima, S. Horiguchi, M. Shoji, Y. Omura, "Physical origin and characteristics of gate capacitance in silicon metal-oxide-semiconductor field-effect transistors," *Journal of Applied Physics*, vol. 83, pp. 4788-4796, 1998.
- [13] Y. Omura, Y. Nakajima, "Quantum mechanical influence and estimated errors on interface-state density evaluation by quasi-static C-V measurement," *Solid-State Electronics*, vol. 44, no. 8, pp. 1511-1514, 2000.
- [14] Y. Nakamori, Y. Hyodo, K. Komiya, Y. Omura, "Physics-based analytical model of quantum-mechanical electron wave function penetration into thin dielectric films and capacitance evaluation," *Japanese Journal of Applied Physics*, vol. 43, pp. 1055-1061, 2004.
- [15] M. Chu, S. Liu, A. Yu, Q. Zeng, G. Zhong, X. Hou, "Tristep mechanism to explain the illuminated C-V characteristic of an organic device," *Journal of Physical Chemistry C*, vol. 123, pp. 17384-17389, 2019.
- [16] C. Zhang, Z. Xu, P. Wang, Z. Qin, S. Wageh, A. Al-Ghamdi, S. Zhao, "Optical capacitance/conductance-voltage characteristics of stored charges in organic light-emitting diodes," *MDPI Molecules*, vol. 25, pp. 2818-1-2818-12, 2020.
- [17] H. Kanbur, Ş. Altındal, T. Mammadov, Y. Şafak, "Effects of illumination on I-V, C-V and G/ω-V characteristics of Au/n-CdTe Schottky barrier diodes," *Journal of Optoelectronics and Advanced Materials*, vol. 13, no. 6, pp. 713-718, 2011.
- [18] H. Lin, Y. Lin, J. Hwu, "Non-uniform hole current induced negative capacitance phenomenon examined by photo-illumination in MOS(n)," *Meeting Abstracts of The 228th Electrochemical Society Meeting*, Phoenix, no. 18, pp. 841, 2015.
- [19] R. Pierret, C. Sah, "Quantitative analysis of the effects of steady state illumination on the MOS-capacitor - 1," *Solid State Electronics*, vol. 13, pp. 269-288, 1970.
- [20] H. Kim, H. Kim, S. Cho, S. Song, Y. Kim, S. Kim, S. Chi, D. Kim, D. Kim, "Photonic characterization of capacitance-voltage characteristics in MOS capacitors and current-voltage characteristics in MOSFETs," *Journal of the Korean Physical Society*, vol. 40, no. 1, pp. 64-67, 2002.
- [21] D. Lopez, F. Monsieur, F. Balestra, "MOS capacitors characterization under illumination," *Proceedings of IEEE 26th International Conference on Microelectronics*, Nis, Serbia, pp. 583-585, 2008.
- [22] S. Chatbouri, M. Troudi, A. Kalboussi, A. Souifi, "Interface traps contribution on transport mechanisms under illumination in metal-oxide-semiconductor structures based on silicon nanocrystals," *Applied Physics A*, vol. 124, pp. 114-1-114-9, 2018.

- [23] R. Krieger, Y. Cheng, D. Colton, "The effect of HCl and Cl<sub>2</sub> on the thermal oxidation of silicon," *Journal of the Electrochemical Society*, vol. 119, pp. 388-392, 1972.
- [24] E. Irene, "The effects of trace amounts of water on the thermal oxidation of silicon in oxygen," *Journal of the Electrochemical Society*, vol. 121, pp. 1613-1616, 1974.
- [25] J. Brugler, P. Jespers, "Charge pumping in MOS devices," *IEEE Transactions on Electron Devices*, vol. 16, pp. 297-302, 1969.
- [26] R. Paulsen, M. White, "Theory and application of charge pumping for the characterization of Si-SiO<sub>2</sub> interface and near-interface oxide traps," *IEEE Transactions on Electron Devices*, vol. 41, pp. 1213-1216, 1994.
- [27] Y. Omura, H. Nakatsuji, "Distinctive observation of valence-band electron direct-tunneling current in a nanometer-thick silicon oxide film on monocrystalline silicon," *Applied Physics Letters*, vol. 75, pp. 513-515, 1999.
- [28] K. Sakakibara, N. Ajika, K. Eikyu, K. Ishikawa, H. Miyoshi, "A quantitative analysis of time-decay reproducible stress-induced leakage current in SiO<sub>2</sub> films," *IEEE Transaction on Electron Devices*, vol. 44, pp. 1002-1008, 1997.
- [29] K. Sakakibara, N. Ajika, M. Hatanaka, H. Miyoshi, A. Yasuoka, "Identification of stress-induced leakage current components and the corresponding trap models in SiO<sub>2</sub> films," *IEEE Transaction on Electron Devices*, vol. 44, pp. 2267-2273, 1997.
- [30] S. Takagi, N. Yasuda, A. Toriumi, "A new I-V model for stress-induced leakage current including inelastic tunneling," *IEEE Transaction on Electron Devices*, vol. 46, pp. 348-354, 1999.
- [31] K. Komiya, Y. Omura, "Spectroscopic characterization of stress-induced leakage current in sub-5-nm-thick silicon oxide film," *Journal of Applied Physics*, vol. 92, no. 5, pp. 2593-2601, 2002.
- [32] M. Walters, A. Reisman, "The distribution of radiation-induced charged defects and neutral electron traps in SiO<sub>2</sub>, and the threshold voltage shift dependence on oxide thickness," *Journal of Applied Physics*, vol. 67, pp. 2992-3000, 1990.
- [33] E. Nicollian, J. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, Chapter 10, New York: John Wiley & Sons, 1982.
- [34] S. Sze, K. Ng, *Physics of Semiconductor Devices*, Third Edition, New York: John Wiley & Sons, pp. 202, 2007.
- [35] E. Nicollian, J. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, Chapter 3, New York: John Wiley & Sons, 1982.
- [36] E. Nicollian, J. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, Chapter 10, New York: John Wiley & Sons, 1982.
- [37] R. Powell, G. Derbenwick, "Vacuum ultraviolet radiation effects in SiO<sub>2</sub>," *IEEE Transaction on Nuclear Science*, vol. NS-18, pp. 99-105, 1971.
- [38] C. Sah, "Origin of interface states and oxide charges generated by ionizing radiation," *IEEE Transaction on Nuclear Science*, vol. NS-23, pp. 1563-1568, 1976.
- [39] J. Aitken, "Radiation induced trapping centers in thin silicon dioxide films," *Journal of Non-Crystalline Solids*, vol. 40, pp. 31-47, 1980.
- [40] W. Schmitz, D. Young, "Radiation induced electron traps in silicon dioxide," *Journal of Applied Physics*, vol. 54, pp. 6443-6450, 1983.
- [41] M. Walters, A. Reisman, "The distribution of radiation - induced charged defects and neutral electron traps in SiO<sub>2</sub>, and the threshold voltage shift dependence on oxide thickness," *Journal of Applied Physics*, vol. 67, pp. 2992-3000, 1990.
- [42] S. Bharathi, *Radiation Damage Studies in Gate Oxides*, Master Thesis, New Jersey Institute of Technology, 1995.
- [43] R. Schenker, W. Oldham, "Ultraviolet-induced densification in fused silica," *The Journal of Chemical Physics*, vol. 82, pp. 1065-1-1065-8, 1997.

- [44] A. Wootton, B. Thomas, P. Harrowell, "Radiation-induced densification in amorphous silica: a computer simulation study," *The Journal of Chemical Physics*, vol. 115, pp. 3336-1-3336-8, 2001.
- [45] Q. Khosru, A. Nakajima, T. Yoshimoto, S. Yokoyama, "Reliable extraction of the energy distribution of Si/SiO<sub>2</sub> interface traps in ultrathin metal-oxide-semiconductor structures," *Applied Physics Letters*, vol. 80, pp. 3952-3954, 2002.
- [46] C. Claeys, E. Simoen, *Radiation Effects in Advanced Semiconductor Materials and Devices*, Springer, 2002.
- [47] E. Tugay, E. Yilmaz, R. Turan, "Influence of gamma irradiation on the C-V characteristics of the Al/SiN<sub>x</sub>/Si MIS capacitors," *Journal of Vacuum Science and Technology A*, vol. 30, pp. 041507-1-041507-5, 2012.
- [48] A. Alessi, S. Agnello, G. Buscarino, Y. Pan, R. Mashkovtsev, *Applications of EPR in Radiation Research, Chapter: 7 EPR on Radiation-Induced Defects in SiO<sub>2</sub>*, Springer, 2014.
- [49] S. Girard, A. Alessi, N. Richard, L. Martin-Samos, V. De Michele, L. Giacomazzi, S. Agnello, D. Di Francesca, A. Morana, B. Winkler, I. Reghioua, P. Paillet, M. Cannas, T. Robin, A. Boukenter, Y. Ouerdane, "Overview of radiation induced point defects in silica-based optical fibers," *Reviews in Physics*, vol. 4, pp.100032-1-100032-18, 2019.
- [50] J. Shi, J. Wang, X. Wang, X. Yu, M. Li, X. Zhang, J. Xue, S. Peng, "Radiation-induced charge trapping in Si-MOS capacitors with HfO<sub>2</sub>/SiO<sub>2</sub> gate dielectrics," *Nuclear Instruments and Methods in Physics Research B*, vol. 479, pp. 150-156, 2020.
- [51] J. Yao, L. Zhong, D. Natelson, J. Tour, "Silicon oxide: a non-innocent surface for molecular electronics and nanoelectronics studies," *Journal of American Chemical Society*, vol. 133, pp. 941-948, 2010.
- [52] A. Ohta, Y. Goto, S. Nishigaki, H. Murakami, S. Higashi, S. Miyazaki, "Evaluation of chemical bonding features and resistance switching behaviors of ultrathin Si oxide dielectric sandwiched between Pt electrodes," *Japanese Journal of Applied Physics*, vol. 51, pp. 06FF02-1-06FF02-6, 2012.
- [53] Y. Chang, Y. Tsai, G. Chang, Y. Syu, Y. Tai, T. Chang, "Study of resistive switching characteristics on a temperature-sensitive FeO<sub>x</sub>-transition layer in a TiN/SiO<sub>2</sub>/FeO<sub>x</sub>/Fe structure," *ECS Journal of Solid State Science and Technology*, vol. 1, pp. Q91-Q95, 2012.
- [54] A. Mehonic, S. Cuff, M. Wojdak, S. Hudziak, O. Jambois, C. Labbe, B. Garrido, R. Rizk, A. Kenyon, "Resistive switching in Silicon suboxide films," *Journal of Applied Physics*, vol. 111, pp. 074507-1-074507-8, 2012.
- [55] R. Yamaguchi, S. Sato, Y. Omura, "Roles of chemical stoichiometry and hot electrons in realizing the stable resistive transition of sputter-deposited silicon oxide films," *Japanese Journal of Applied Physics*, vol. 56, no. 4, pp. 041301-1-041301-6, 2017.
- [56] Y. Omura, R. Yamaguchi, S. Sato, "Study on the impacts of hole injection and inclusion of suboxide and metallic Si atoms on repeatable resistance switching of sputter-deposited Silicon oxide films," *IEEE Transaction on Devices, Materials and Reliability*, vol. 18, pp. 561-567, 2018.
- [57] J. McPherson, C. Mogul, "Underlying physics of the thermochemical E model in describing low-field time-dependent dielectric breakdown in SiO<sub>2</sub> thin films," *Journal of Applied Physics*, vol. 84, pp. 1513-1523, 1998.
- [58] H. Satake, A. Toriumi, "Dielectric breakdown mechanism of thin-SiO<sub>2</sub> studied by the post breakdown resistance statistics," *IEEE Transaction on Electron Devices*, vol. 47, pp. 741-745, 2000.
- [59] M. Houssa, M. Tuominen, M. Naili, V. Afanasev, A. Stesmans, S. Haukka, M. Heyns, "Trap-assisted tunneling in high permittivity gate dielectric stacks," *Journal of Applied Physics*, vol. 87, pp. 8615-8620, 2000.
- [60] B. Kaczer, R. Degraeve, N. Pangon, G. Groeseneken, "The influence of elevated temperature on degradation and lifetime prediction of thin silicon-dioxide films," *IEEE Transaction on Electron Devices*, vol. 47, pp. 1514-1521, 2000.

- [61] A. Mehonic, T. Gerard, A. J. Kenyon, "Light-activated resistance switching in SiO<sub>x</sub> RRAM devices," *Applied Physics Letters*, vol. 111, pp. 233502-1-233502-5, 2017.
- [62] E. Nicollian, J. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, pp. 529, New York: John Wiley & Sons, 1982.
- [63] E. Nicollian, J. Brews, *MOS (Metal Oxide Semiconductor) Physics and Technology*, pp. 536, New York: John Wiley & Sons, 1982.